

A High Speed CMOS Parallel Counter Using Pipeline Partitioning

K. Thamaraiselvan, C. Gayathri, N.Divya

AMS Engineering College, Namakkal.

skselvan2020@gmail.com, gayujee4@gmail.com, nadeshsaro@yahoo.co.in

Abstract – A high-speed wide-range parallel counter that achieves high operating frequencies through a novel pipeline partitioning methodology (a counting path and state look-ahead path) is proposed, and can be implemented using only three simple repeated CMOS-logic module types: an initial module generates anticipated counting states for higher significant bit modules through the state look-ahead path, simple D-type flip-flops, and 2-bit counters. The state look-ahead path prepares the counting path's next counter state prior to the clock edge such that the clock edge triggers all modules simultaneously, thus concurrently updating the count state with a uniform delay at all counting path modules/stages with respect to the clock edge. The structure is scalable to arbitrary N-bit counter widths (2-to-2N range) using only the three module types and no fan-in or fan-out increase. The counter's delay is comprised of the initial module access time (a simple 2-bit counting stage), one three-input AND-gate delay, and a D-type flip-flop setup-hold time. Thus the proposed counter can be implemented without AND gate and hence speed can be increased. The design can be implemented with Modelsim simulator. The parallel counter can give a maximum operating speed of 2GHz for 8-bit counter. Finally, the area of a sample 8-bit counter is $78\ 125\ \mu\text{m}^2$ (510 transistors) and power consumption is 13.89Mw at 2GHz.

Keywords – High performance Counter design, Parallel counter design, Pipeline counter design

I. INTRODUCTION

Counters are widely used as essential building blocks for a variety of circuit operations such as programmable frequency dividers, shifters, code generators, memory select management, and various arithmetic operations. Since many applications are comprised of these fundamental operations, much research focuses on efficient counter architecture design. Counter architecture design methodologies explore tradeoffs between operating frequency, power consumption, area requirements, and target application specialization.

In this paper the counter operating frequency can be increased using a novel parallel counting architecture in conjunction with a state look-ahead path and pipelining to eliminate the carry chain delay and reduce AND gate fan-in and fan-out. The state look-ahead path bridges the anticipated overflow states to the counting modules, which are exploited in the counting path.

The counting modules are partitioned into smaller 2-bit counting modules separated by pipelined DFF latches. The state look-ahead path is partitioned using the same pipelined alignment paradigm as the counting path and thereby provides

the correct anticipated overflow states for all counting stages. Subsequently, all counting states and all DFFs are triggered concurrently on the clock edge, enabling the count state in modules of higher significance to be anticipated by the count state in modules of lower significance.

This cooperation between the counting path and state look-ahead paths enables every counting module (both low and high significance) to be triggered concurrently on the clock edge without any rippling effect. The AND gate delay can be replaced by the use of flip flops.

The merits of the proposed parallel counter are

1) A single clock input triggers all counting modules simultaneously, resulting in an operating frequency independent of counter width (assuming ideal parasitic capacitance on the clock wire path, without loss of generality). The total critical path delay (regardless of counter width) is uniform at all counting stages and is equal to the combination of the access time of a 2-bit counting module, and the DFF setup-hold time.

2) The parallel counter architecture leverages modularity, which enables high flexibility and reusability, and thus enables short design time for wide counter applications. The architecture is composed of three basic module types separated by DFFs in a pipelined organization. These three module types are placed in a highly repetitious structure in both the counting path and the state look-ahead paths, which limit localized connections to only three signals (thus, fan-in and fan-out).

3) The counter output is in radix-2 representation so the count value can be read on-the-fly with no additional logic decoding.

4) Unlike previous parallel counter designs that have count latencies of two or three cycles, depending on the counter width, the parallel counter has no count latency, which enables the count value to be read on-the-fly.

II. RELATED WORKS

Counter architecture design methodologies explore tradeoffs between operating frequency, power consumption, area requirements, and target application specialization.

Early design methodologies [4] improved counter operating frequency by partitioning large counters into multiple smaller counting modules, such that modules of higher significance (containing higher significant bits) were enabled when all bits in all modules of lower significance (containing lower significant bits) saturate. Initializations and propagation delays such as register load time, AND logic chain decoding, and the half incrementer component delays in half adders dictated operating frequency. Subsequent methodologies [15], [22] improved counter operating frequency using half adders in the parallel counting modules that enabled carry signals generated at counting modules of lower significance to serve as the count enable for counting modules of higher significance, essentially implementing a

carry chain from modules of lower significance to modules of higher significance. The carry chain cascaded synchronously through intermediate D-type flip-flops (DFFs). The maximum operating frequency was limited by the half adder module delay, DFF access time, and the detector logic delay. Since the module outputs did not directly represent count state, the detector logic further decoded the module outputs to the outputted count state value.

Further enhancements [27] improved operating frequency using multiple parallel counting modules separated by DFFs in a pipelined structure. The counting modules were composed of an incrementer that was based on a carry-ripple adder with one input hardcoded to "1" [22]. In this design, counting modules of higher significance contained more cascaded carry-ripple adders than counting modules of lower significance. Each counting module's count enable signal was the logical AND of the carry signals from all the previous counting modules (all counting modules of lower significance), thus prescaling clocked modules of higher significance using a low frequency signal derived from modules of lower significance. Due to this prescaling architecture, the maximum operating frequency was limited by the incrementer, DFF access time, and the AND gate delay. The AND gate delay could potentially be large for large sized counters due to large fan-in and fan-out parasitic components. Design modifications enhanced AND gate delay, and subsequently operating frequency, by redistributing the AND gates to a smaller fan-in and fan-out layout separated by latches. However, the drawback of this redistribution was increased count latency (number of clock cycles required before the output of the first count value). In addition, due to the design structure, this counter architecture inherited an irregular VLSI layout structure and resulted in a large area overhead. Hoppe et al. [8] improved counter operating frequency by incorporating a 2-bit Johnson counter [12] into the initial counting module (least significant) in a partitioned counter architecture. However, the increase in operating frequency was offset by reduced counting capability.

In Hoppe's design, counting modules of higher significance were constructed of standard synchronous counters triggered by the Johnson counter and additional synchronization logic. However, the synchronization circuit and initial module still limited the operating frequency and resulted in reduced applicability.

Kakarountas et al. [11] used a carry look-ahead circuit [6] to replace the carry chain. The carry look-ahead circuit used a prescaler technique with systolic 4-bit counter modules [which used T-type flip-flops (TFFs)], with the cost of an extra detector circuit. The detector circuit detected the assertion of lower order bits to enable counting in the higher order bits. To further improve operating frequency, Kakarountas's design used DFFs between systolic counter modules. The clock period was bounded by the delay of two input gates in addition to the TFF access and setup-hold time. Large counter widths incurred an additional three input logic gate delay. However, since the counter design was limited by control signal broadcasting, Kakarountas's design was not practical for large counter widths even though the Xilinx Data Book [24] shows that several counter designs with the highest operating frequencies use prescaler techniques. In order to create a more efficient architecture for large counter widths and more amenability to a wider application range, counter architectures, such as up/down counters [18], [20], added extra (redundant) registers (while still using partitioned counter modules [4],

[22] to store the previous counter state during a counter state transition (counter increment). Thus, when the counting direction changed (from up to down or down to up), the contents of these count state registers determine the next counter state.

Jones et al. [10] designed a counter specialized for applications with fast arithmetic operations [7], [17] using a half/full adder prefix structure. This prefix structure partially alleviated the cascading adder carry chain delay at the expense of a large area overhead. However, prefix structures are not practical for large counter widths due to an increase in the number of inputs, resulting in a large number of wide adders with large delays. Several modern counter designs are well suited to applications with various arithmetic operations, such as systolic counters and population counters. Systolic counters [16], [19] have high operating frequencies at the expense of representing the count value using two redundant binary numbers, which results in a large area overhead for state decoding. Population counters [13], [14], [23] and counting responders [5] provide high operating frequencies using the relationship between counter inputs and outputs based on listing all input bits (input vector length).

Literature reports population counters as capacitive thresholds-logic gates [13], cascading trees of full/half adders [23], or a shift switch logic structure using an output decoding methodology [14]. Other modern counter designs target particular applications (such as combinatorial optimizations and image processing) using the "choose" counter (-counter) [9]. However, a logarithmic shift operation delay limits this counter design's applicability to only small and values. (A thorough literature review of large parallel counter designs can be found in [21]. Finally, alternative counter designs increase counter operating frequency using ratioed logic dynamic DFFs [3], [25], [26], but however these designs tended to have large area overheads making them not ideal for continued CMOS technology scaling. In order to reduce high counter power consumption, Alioto et al. [2] presented a low power counter design with a relatively high operating frequency.

Alioto's design was based on cascading an analog block (these analog blocks were structured using MOS current mode logic to represent an analog divider stage) such that each counting stage's (module's) input frequency was halved compared to the previous counting stage (module). However, Alioto's counter design's carry chain rippled through all counting stages, resulting in a total critical path delay equal to the sum of all counting stage delays. Subsequently, Alioto's design was not well suited for large counter widths because the carry chain limited operating frequency even though the carry chain voltage was not rail-to-rail. In addition, the counter circuit's continuous standby current required a device shutdown mechanism in order to regulate power consumption. Furthermore, the counter circuit's active margin was bounded by 1/3 of the supply voltage, which resulted in high design costs with current CMOS technologies that usually inherit low supply voltages.

In this paper, the counter operating frequency is improved using a novel parallel counting architecture in conjunction with a state look-ahead path and pipelining to eliminate the carry chain delay and reduce AND gate fan-in and fan-out. The state look-ahead path bridges the anticipated overflow states to the counting modules, which are exploited in the counting path.

The counting modules are partitioned into smaller 2-bit counting modules separated by pipelined DFF latches. The state look-ahead path is partitioned using the same pipelined alignment paradigm as the counting path and thereby provides the correct anticipated overflow states for all counting stages. Subsequently, all counting states and all pipelined DFFs (in both paths) are triggered concurrently on the clock edge, enabling the count state in modules of higher significance to be anticipated by the count state in modules of lower significance.




Fig. 1 Functional block diagram of 8-bit parallel counter. The state look-ahead logic consists of all logic encompassed by the dashed box and the counting logic consists of all other logic (not encompassed by the dashed box).

III. PARALLEL COUNTER ARCHITECTURE

Fig. 1 represents the block diagram for 8-bit counter. The main structure consists of the state look-ahead path (all logic encompassed by the dashed box) and the counting path. The counter is constructed as a single mode counter, which sequences through a fixed set of preassigned count states, of which each next count state represents the next counter value in sequence. The counter is partitioned into uniform 2-bit synchronous up counting modules. Next state transitions in counting modules of higher significance are enabled on the clock cycle preceding the state transition using stimulus from the state look-ahead path. Therefore, all counting modules concurrently transition to their next states at the rising clock edge (CLKIN).

ARCHITECTURAL FUNCTIONALITY

The counting path's counting logic controls counting operations and the state look-ahead path's state look-ahead logic anticipates future states and thus prepares the counting path for these future states. Figure 1 shows the three module types (module-1, module-2, and module-3 S, where $S=(1,2,3)$, etc. used to construct both paths. Module-1 and module-3 are exclusive to the counting path and each module represents two counter bits. Module-2 is a conventional positive edge triggered DFF and is present in both paths. In the counting path, each module-3 S is preceded by an associated module-2. Module-3 S's serve two main purposes. Their first purpose is to generate all counter bits associated with their ordered position and the second purpose is to enable (in conjunction with stimulus from the state look-ahead path) future states in subsequent module-3 S's (higher S values) in conjunction with stimulus from the state look-ahead path.

COUNTING PATH

Module-1 is a standard parallel synchronous binary 2-bit counter, which is responsible for low-order bit counting and generating future states for all module-3 S's in the counting path by pipelining the enable for these future states through the state look-ahead path. Fig 2 & Fig 3 depicts the hardware schematic and state diagram for module-1.




Fig 2 Module-1 Hardware schematic




Fig 3 Module-1 State diagram

The placement of module-2s in the counting path is critical to the novelty of our counter structure. Module-2s in the counting path act as a pipeline between the module-1 and module-3S 1 and between subsequent module-3-S (see Fig. 1). Module-2 placement (coupled with state look-ahead logic) increases counter operating frequency by eliminating the lengthy AND-gate rippling and large AND gate fan-in and fan-out typically present in large width parallel counters. Thus, instead of the modules of higher significance requiring the AND of all enable signals from modules of lower significance, modules of higher significance (module-3 s in our design) are simply enabled by the module-3 S's preceding module-2 and state look-ahead logic. Thus, the module-2s in the counting path provide a 1-cycle look-ahead mechanism for triggering the module-3 S's, enabling the module-2s to maintain a constant delay for all stages and all module-3 's to count in parallel at the rising clock edge instead of waiting for the overflow rippling in a standard ripple counter.

STATE LOOK-AHEAD PATH

The state look-ahead path operates similarly to a carry look-ahead adder in that it decodes the low-order count states and carries this decoding over several clock cycles in order to

trigger high-order count states. The state look-ahead logic is principally equivalent to the one-cycle look-ahead mechanism in the counting path.

Module-2s in the state look-ahead logic are responsible for propagating (pipelining) the early overflow detection to the appropriate module-3S. Early overflow is initiated by the module-1 through the left-most column of decoders (state-2, state-3, etc.).




Fig 4 Module-3-S Hardware schematic

Fig. 4 & Fig 5 depicts the hardware schematic and state diagram for module-3 S. Module-3 S is a parallel synchronous binary 2-bit counter whose count is enabled by INS. INS connects to the Q output of the preceding module-2. Module-3 S outputs Q1Q0 (which connect to the appropriate count output bits QX and Q(X-1) as shown in Fig. 1) and QEN3=Q1 AND Q0 AND QC (the 3 in QEN3 denotes that this is the QEN for module-3S). The state look-ahead logic provides the QC input. QEN3 connects to the subsequent module-2's DIN input and provides the one-cycle look ahead mechanism.




Fig 5 Module-3-S State diagram

IV. TIMING DIAGRAM

Fig. 6 depicts the timing diagram for the sample 8-bit counter in Fig.3.1, showing all related events, which occur for a start count state of 101000




Fig.6 Timing diagram for the 8-bit counter in Fig. 1 starting with an initial count value of 101000 and operating for seven subsequent count operations. Clock cycle counts are denoted along the top of the timing diagram.

SYMBOL	DEFINITION
T_{M}	Module access time (all modules)
T_{AND}	Delay time of an AND gate
T_{NAND3}	Delay time of a three-input NAND
T_{NANDm}	Delay time of an m-input NAND gate
T_{AND3}	Delay time of a three-input AND gate
$T_{setup/DFF}$	DFF setup time + DFF hold time
T_{CLKIN}	System Counter Clock Period
CLKIN	System Counter Clock signal
RES	Counter Reset signal
QA1	QEN1 of Module-1
QA2	QEN3 of Module-31
QA3	QEN3 of Module-32
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	Counter state (bit values)
QA1, QA2, QA3, QL1, QL2, QL3, QB1, QC1, QM1, QN1, QC2, QN2	Intermediate overflow pipelining signals

Table 1.Symbol notation definitions for the timing diagram in fig.6

V. EXPERIMENTAL RESULTS




Fig.7. Simulation waveforms for a synthesized HDL representation of the 8-bit parallel counter

VI. CONCLUSION

In this paper, a scalable high-speed parallel counter using digital CMOS gate logic components is proposed. The counter design logic is comprised of only 2-bit counting modules and three-input AND gates. The counter structure's main features are a pipelined paradigm and state look-ahead path logic whose interoperation activates all modules concurrently at the system's clock edge, thus providing all counter state values at the exact same time without rippling affects. In addition, this structure avoids using a long chain detector circuit typically

required for large counter widths. An initial m-bit counting module pre-scales the counter size and this initial module is responsible for generating all early overflow states for modules of higher significance. In addition, this structure uses a regular VLSI topology, which is attractive for continued technology scaling due to two repeated module types (module-2s and module-3s) forming a pattern paradigm and no increase in fan-in or fan-out as the counter width increases, resulting in a uniform frequency delay that is attractive for parallel designs.

Consequently, the counter frequency is greatly improved by reducing the gate count on all timing paths to two gates using advanced circuit design techniques. However, extra precautions must be considered during synthesis or layout implementations in order to align all modules in vertical columns with the system clock. This layout avoids setup and hold time violations, which might ultimately be limited by race conditions. Finally, the counter output is determined directly on-the-fly with no additional decoding latency necessary to decode the final output pattern as with most counter designs.

VII. REFERENCES

- i. Saleh Abdel-Hafeez and Ann Gordon-Ross, "A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 6, pp.1023-1033, June 2011
- ii. M. Alioto, R. Mita, and G. Palumbo, "Design of high-speed power-efficient MOS current-mode logic frequency dividers," *IEEE Trans. Circuits Syst. II, Expr. Briefs*, vol. 53, no. 11, pp. 1165–1169, Nov. 2006.
- iii. B. Chang, J. Park, and W. Kim, "A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops," *IEEE J. Solid-State Circuits*, vol. 31, no. 5, pp. 749–752, May 1996.
- iv. M. Ercegovac and T. Lang, "Binary counters with counting period of one half adder independent of Counter size," *IEEE Trans. Circuits Syst.*, vol. 36, no. 6, pp. 924–926, Jun. 1989.
- v. C. Foster and F. Stockton, "Counting responders in an associative memory," *IEEE Trans. Comput.*, vol. 20, no. 12, pp. 1580–1583, Dec. 1971.
- vi. D. C. Hendry, "Sequential lookahead method for digital counters," *IEEE Electron. Lett.*, vol. 32, no. 3, pp. 160–161, Feb. 1996.
- vii. N. Homma, J. Sakiyama, T. Wakamatsu, T. Aoki, and T. Higuchi, "A systematic approach for analyzing fast addition algorithms using counter tree diagrams," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2004, pp. V-197–V-200.
- viii. Y. Ito, K. Nakano, and Y. Yamagishi, "Efficient hardware algorithms for n choose K counters," in *Proc. 20th Int. Parallel Distrib. Process. Symp.*, Apr. 2006, pp. 1–8.
- ix. R. F. Jones, Jr. and E. E. Swartzlander, Jr., "Parallel counter implementation," in *Proc. 10th Symp. Comput. Arith.*, 1992, pp. 382–385.
- x. A. P. Kakarountas, G. Theodoridis, K. S. Papadomanolakis, and C. E. Goutis, "A novel high-speed counter with counting rate independent of the counter's length," in *Proc. IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, UAE, Dec. 2003, pp. 1164–1167.
- xi. R. H. Katz, *Contemporary Logic Design*. Redwood City, CA: Benjamin/Cummings, 1994.
- xii. Y. Leblebici, H. Ozdemir, A. Kepkep, and U. Cilingiroglu, "A compact high-speed (31, 5) parallel counter circuit based on capacitive threshold-logic gates," *IEEE J. Solid-State Circuits*, vol. 31, no. 8, pp. 1177–1183, Aug. 1996.
- xiii. P. Lin, K. E. Kerr, and A. S. Botha, "A novel approach for CMOS parallel counter design," in *Proc. 25th EUROMICRO Conf.*, 1999, pp. 112–119.
- xiv. D. R. Lutz and D. N. Jayasimha, "Programmable modulo-K counters," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 43, no. 11, pp. 939–941, Nov. 1996.
- xv. K. Z. Pekmestzi and N. Thanasouras, "Systolic frequency-dividers counters," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 41, no. 11, pp. 775–776, Nov. 1994.
- xvi. J. Sakiyama, T. Aoki, and T. Higuchi, "Counter tree diagrams for design and analysis of fast addition algorithms," in *Proc. 33rd Int. Symp. Multiple Valued Logic (ISMVL)*, May 2003, pp. 1–8.

- xvii. M. R. Stan, "Synchronous up/down counter with period independent of counter size," in *Proc. IEEE Symp. Comput. Arith.*, Asilomar, CA, Jul. 1997, pp. 274–281.
- xviii. M. R. Stan, "Systolic counters with unique zero state," in *Proc. IEEE Proc. Int. Symp. Circuits Syst. (ISCAS)*, 2004, pp. II-909–II-912.
- xix. M. R. Stan, A. F. Tenca, and M. D. Ercegovac, "Long and fast up/down counters," *IEEE Trans. Comput.*, vol. 47, no. 7, pp. 722–735, Jul. 1998.
- xx. J. E. Swartzlander, "A review of large parallel counter designs," in *Proc. IEEE Comput. Soc. Ann. Symp. VLSI Emerg. Trends VLSI Syst. Des. (ISVLSI)*, 2004, pp. 89–98.
- xxi. J. E. Vuillemin, "Constant time arbitrary length synchronous binary counters," in *Proc. IEEE 10th Symp. Comput. Arith.*, 1991, pp. 180–183.
- xxii. D. Wong, G. DeMicheli, M. Flynn, and R. Huston, "A bipolar population counter using wave pipelining to achieve 2.5x normal clock frequency," *IEEE J. Solid-State Circuits*, vol. 27, no. 5, pp. 745–753, May 1992.
- xxiii. Xilinx, Inc., San Jose, CA, "Xilinx: The programmable logic data book," Aug. 1997.
- xxiv. H. Yan, M. Biyani, and Kenneth, "A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)) latch and its application in a dualmodulus prescaler," *IEEE J. Solid-State Circuits*, vol. 34, no. 10, pp. 1400–1404, Oct. 1999.
- xxv. C.-Y. Yang, G.-K. Dehng, J.-M. Hsu, and S.-I. Liu, "New dynamic flip-flops for high-speed dual-modulus prescaler," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1568–1571, Oct. 1998.
- xxvi. C. Yeh, B. Parhami, and Y. Wang, "Designs of counters with near minimal counting/sampling period and hardware complexity," in *Proc. xviii. Asilomar Conf. Signals, Syst., Comput.*, 2000, pp. 894–898.
- xxix. A. Bellaour and M. I. Elmasry, *Low-Power Digital VLSI Design Circuits and Systems*. Norwell, MA: Kluwer, 1995.
- xxx. Xilinx, Inc., San Jose, CA, "Xilinx: The programmable logic data book," Aug. 1997.



BIOGRAPHIES

Mr.K.Thamaraiselvan received the B.Engineering Degree from Excel Engineering college at Komarapalayam in 2011, the M.E degree from Paavai College of Engineering, Namakkal, India in 2013. since 2013; He has been working as an Assistant Professor in Annai Mathammal sheella Engineering College, Erumapatty, Tamilnadu, India. His research interests include Digital Image processing and VLSI design.

Email Id: skselvan2020@gmail.com.



Miss.C.Gayathri received the B.Engineering Degree from Selvan College of Technology at Namakkal in 2011, the M.E degree from Vivekanandha College of Engineering for Women at Tiruchengode, India in 2013. Since 2013, she has been working as an Assistant Professor in Annai Mathammal sheella Engineering College, Erumapatty, Tamilnadu, India. Her research interests include VLSI design.

Email Id: gayujee4@gmail.com.



Miss.N.Divya received the B.Engineering Degree from Periyar Maniyammai college of Technology for Women at Tanjavur in 2010, the M.E degree from AMS Engineering College at Erumapatty, India in 2012. Since 2012, She has been working as an Assistant Professor in Annai Mathammal sheella Engineering College, Erumapatty, Tamilnadu, India. Her research interests include VLSI design and Embedded Systems.

Email Id: nadeshsaro@yahoo.co.in